

Cross-coupled folding circuit and analog-to-digital converter provided with such a folding circuit

The invention relates to a cross-coupled folding circuit, comprising a reference voltage circuit to supply a series of m reference voltages, an amplifier circuit to provide a series of control signals in response to an input signal and to the reference voltages, and a number of differential transistor pairs in a cascade configuration controlled by said control signals, each differential pair of transistors being active in a voltage range around one of said reference voltages.

Such a cross-coupled folding circuit is known from US-A-6,236,348.  
10 Particularly in Fig. 4 of said patent specification a three times folding circuit, i.e. a cascade configuration of successively two and one differential transistor pairs is shown, while in Fig. 9 a seven times folding circuit in a cascade configuration in three successive steps of four, two and one differential transistor pairs, is shown. The differential transistor pairs in the cross-coupled folding circuit of said US patent specification are only controlled by signals, 15 derived from an input signal and a series of reference voltages. A cascade configuration of cross coupled folding circuits, wherein each cross coupled folding circuit of a successive array of cross coupled folding circuits is controlled by output signals of a respective cross coupled folding circuit of a former array is not well possible; this contrary to, for example, a cascade configuration of parallel folding circuits.

20

The aim of the invention is to obtain a cross-coupled folding circuit in which this restriction is overcome and which has a limited quantity of hardware, a large folding factor and a low energy consumption.

25 Therefore, according to the invention, the cross-coupled folding circuit as described in the opening paragraph is characterized in that  $2^n - 1$  three times cross-coupled folding circuits are provided, each of which comprising three differential pairs of transistors, and, in a cascade configuration with said  $2^n - 1$  folding circuits, in  $n-1$  successive steps  $2^{n-1}$ ,  $2^{n-2}$ , ...,  $2^0$  differential transistor pairs, the control signals thereof being supplied by the series

of three times cross- coupled folding circuits, and  $m = 3(2^n - 1)$ , while, to obtain complete folding, switching circuits cooperating with the transistor pairs in the last  $2^{n-2}$  steps of the cascade configuration are provided, to supply the respective control signals to those transistors of the respective differential transistor pairs that provide complete folding.

- 5        The invention further relates to an analog-to-digital converter provided with such a folding circuit.

10      The above and other objects and features of the present invention will become more apparent from the following detailed description considered in connection with the accompanying drawings, in which:

Fig. 1 shows a three times parallel folding circuit according to the state of the art;

15      Fig. 2 shows a diagram illustrating the output voltages of the parallel folding circuit of Fig. 1;

Fig. 3 shows a cross-coupled folding circuit according to the state of the art;

Fig. 4 shows a diagram illustrating the output voltages of the cross-coupled folding circuit of Fig. 3;

20      Fig. 5 shows a concatenation of parallel folding circuits according to the state of the art;

Fig. 6A-6D show diagrams illustrating the higher folding factor of a concatenation of parallel folding circuits of Fig. 5;

Fig. 7 shows a concatenation of cross-coupled folding circuits according to the state of the art;

25      Fig. 8 shows a diagram illustrating the disadvantage of the concatenation of cross-coupled folding circuits of Fig. 7;

Fig. 9 shows schematically a first embodiment of a concatenation of cross-coupled folding circuits according to the invention;

30      Fig. 10 shows schematically a second embodiment of a concatenation of cross-coupled folding circuits according to the invention;

Fig. 11 shows in more detail a three times three cross-coupled folding circuit with preceding amplifier array according to the invention;

Fig. 12 shows a diagram to illustrate the operation of details in the circuit of Fig. 11;

Fig. 13 shows in more detail a seven times cross-coupled folding circuit;

Fig. 14 shows schematically a three times seven cross-coupled folding circuit, constituted by 7 three times cross-coupled folding circuits and the seven times cross-coupled folding circuit of Fig. 13 with application of the measures according to the invention;

5 Fig. 15 shows a diagram illustrating the output of the circuit of Fig. 14 when the measures according to the invention are not applied; and

Fig. 16 shows a diagram illustrating the output of the circuit of Fig. 14 with an alternative distribution of ranges of reference voltages over the seven three times folding circuits in Fig. 14.

10

The parallel folding circuit, illustrated in Fig. 1, is constituted by three pairs of transistors Tap, Tan; Tbp, Tbn; and Tcp, Tcn, each pair having a current source Sa, Sb, Sc, providing for a constant current  $I_{tail}$ , and resistors Rn and Rp connecting the transistors to a power supply Vdd. The resistors Rn and Rp form a resistive load  $R_{load}$ . Each of the current sources are supposed to provide for a constant current, while further  $Rn = Rp$ . Input signals Ap, Bp and Cp and inverted input signals An, Bn and Cn respectively are supplied to the bases of the pairs of transistors. These input signals are composed of an input signal Vin and reference signals Vref(a), Vref(b) and Vref(c), with  $0 < Vref(a) < Vref(b) < Vref(c)$ . When the folding circuit is applied in an analog-to-digital converter, the input signal Vin is considered to be the signal to be converted. The base input signals are represented by  $Ap = Vref(a) - Vin$ ,  $An = -Vref(a) + Vin$ ;  $Bp = Vref(b) - Vin$ ,  $Bn = -Vref(b) + Vin$ ;  $Cp = Vref(c) - Vin$ ;  $Cn = -Vref(c) + Vin$ . By means of these base input signals a number of different current routings may be obtained. When  $Vin = 0$ , the transistors Tap, Tbp and Tcp are blocked and current routings via Tan, Tcn and Rp and a current routing via Tbn and Rn provide a "low" voltage on the output Kp, i.e. a voltage  $Vdd - 2I_{tail} \cdot R_{load}$ , and a "high" voltage on the output Kn, i.e. a voltage  $Vdd - I_{tail} \cdot R_{load}$ . When the input signal Vin increases, this situation remains unaltered till Vin comes in a certain range around the reference value Vref(a). Then, an increasing current through Tap and a decreasing current through Tan is obtained till Tan is blocked and current routings via Tap, Tbn and Rn, and a current routing via Tcn and Rp provide said "low" voltage on the output Kn and for said "high" voltage on the output Kp, till Vin is further increased and comes in a range around the reference value Vref(b), which range is supposed to be equal and in succession to the above range around Vref(a), and an increasing current through Tbp and a decreasing current through Tbn is

PHNL030928

PCT/IB2004/051289

obtained till  $T_{bn}$  is blocked and a current routing via  $T_{ap}$  and  $R_n$  and current routings via  $T_{bp}$ ,  $T_{cn}$  and  $R_p$  provide said “high” voltage on the output  $K_p$  and said “low” voltage on the output  $K_n$ . When  $V_{in}$  is further increased and comes in a range around the reference value  $V_{ref}(c)$ , which range again is supposed to be equal and in succession to the above ranges, an increasing current through  $T_{cp}$  and a decreasing current through  $T_{cn}$  is obtained till  $T_{cn}$  is blocked and current routings via  $T_{ap}$ ,  $T_{cp}$  and  $R_n$  and a current routing via  $T_{bp}$  and  $R_p$  provide said “low” voltage on the output  $K_n$  and said “high” voltage on the output  $K_p$ .

In Fig. 2 shows the voltage values on the outputs  $K_p$  and  $K_n$  as a function of  $V_{in}$ . It can be seen that in the ranges around the reference voltages the voltages on the outputs  $K_p$ ,  $K_n$  and  $K_p$  respectively provide a folding with a folding factor 3. The resulting output voltages of the folding cell have a common value of  $V_{dd} - 3/2 \cdot I_{tail} \cdot R_{load}$  and a voltage swing of  $I_{tail} \cdot R_{load}$ .

The parallel folding cell does have some disadvantages. Particularly, when, in comparison with a single transistor pair, a number of parallel transistor pairs, in this example 3, are applied to obtain folding, the load resistance will be reduced by the folding factor, in this example by a factor of 3, while the tail currents will be the same. This means that the voltage swing and thus the amplification of the array of transistor pairs is reduced, in this example by a factor of 3, or, in other words, the amplification of the parallel folding circuit is dependent on the folding factor. As also the amplification of a pair of transistors is mostly chosen rather low to achieve a high bandwidth, the amplification of the total folding cell is strongly limited.

Fig. 3 shows a cross coupled folding circuit constituted by three pairs of transistors  $T_{ap}, T_{an}$ ;  $T_{bp}, T_{bn}$ ; and  $T_{cp}, T_{cn}$ , a current source  $S$  and resistors  $R_n$  and  $R_p$  connecting the transistors to a power supply  $V_{dd}$ . Input signals  $A_p$ ,  $B_p$  and  $C_p$  respectively and inverted input signals  $A_n$ ,  $B_n$  and  $C_n$  are supplied to the bases of the pairs of transistors. In order to compare the cross coupled folding circuit with the above parallel folding circuit, these input signals are supposed to be identical to the input signals of the parallel folding circuit of Fig. 1. The resistor values are chosen about three times the values of the resistors in the circuit of Fig. 1, while the single power source is the same as each of the power sources in Fig 1. When  $V_{in} = 0$ , the transistors  $T_{ap}$ ,  $T_{bp}$  and  $T_{cp}$  are blocked and a current routing via  $T_{bn}$ ,  $T_{an}$  and  $R_p$  provides a “low” voltage on the output  $K_p$ , i.e. a voltage with the value  $V_{dd} - I_{tail} \cdot R_{load}$ , while the voltage on the output  $K_n$  is “high”, i.e. practically  $V_{dd}$ . When the input signal  $V_{in}$  increases, this situation remains unaltered till  $V_{in}$  comes in the range around the reference value  $V_{ref}(a)$ . Then, an increasing current through  $T_{ap}$  and a decreasing current

PHNL030928

PCT/IB2004/051289

through Tan is obtained till Tan is blocked and a current routing via Tbn, Tap and Rn provides said “low” voltage on the output Kn and said “high” voltage on the output Kp, till Vin is further increased and comes in the range around the reference value Vref(b) and an increasing current through Tbp and a decreasing current through Tbn is obtained till Tbn is 5 blocked and a current routing via Tbp, Tcn and Rp provides said “low” voltage on the output Kp and said “high” voltage on the output Kn. When the input signal Vin further increases and comes in the range around the reference voltage Vref(c) an increasing current through Tcp and a decreasing current through Tcn is obtained till Tcn is blocked and a current routing via Tbp, Tcp and Rn provides said “low” voltage on the output Kn and said “high” voltage on the 10 output Kp. As appears from the above, in each current routing always one of the transistors of a transistor pair is fully conducting, while the current in the current routing is determined by the input signal on the basis of the other transistor in the current routing.

The signals at the outputs Kp and Kn are indicated in Fig. 4. Also with this cross-coupled folding circuit a folding factor of 3 is obtained. In this case, the resulting 15 output voltages of the folding cell have a common value of  $V_{dd} - 1/2 \cdot I_{tail} \cdot R_{load}$  and again a voltage swing of  $I_{tail} \cdot R_{load}$ . However, in comparison with a single transistor pair and contrary to the parallel folding circuit, the value of  $R_{load}$  remains unaltered by folding, because there is continually only one current routing. Only a small part of the available power supply voltage is spent on the voltage drop over the fully conducting transistor in the current routing in 20 excess of the power spent on a single pair of transistors. This means that folding practically does not spend power.

In a flash analog-to-digital converter or in an analog-to-digital converter where part of the conversion is realized by flash conversion, a considerable number of comparators are needed; applying the above folding circuits can reduce this number. In order to further 25 increase the folding factor a concatenation of folding circuits is desired. The situation in which three parallel folding circuits P1, P2 and P3 are arranged in a cascade configuration with a fourth parallel folding circuit P4 is shown in Fig. 5. Folding circuit P1 has input signals Ap, An; Dp, Dn; and Gp, Gn, and provides signals Kp, Kn. Folding circuit P2 has input signals Bp, Bn; Ep, En; en Hp, Hn and provides output signals Lp, Ln. Folding circuit 30 P3 has input signals Cp, Cn; Fp, Fn; en Ip, In and provides output signals Mp, Mn. The output signals of the folding circuits P1, P2 and P3 form the input signals of folding circuit P4. The output signals of folding circuit P4 are Xp, Xn. Fig. 6A, 6B and 6C show the output signals of the folding circuits P1, P2 and P3, while the output signal of folding circuit P4 is

PHNL030928

PCT/IB2004/051289

shown in Fig. 6D. This cascade configuration of parallel folding circuits results in a folding factor 9.

In the same way as described before with reference to Figs. 1 and 3, the input signals  $A_p, A_n; B_p, B_n; \dots, H_p, H_n; I_p, I_n$  are composed of an input signal  $V_{in}$  and reference signals  $V_{ref(a)}, V_{ref(b)}, \dots, V_{ref(h)}, V_{ref(i)}$  with  $0 < V_{ref(a)} < V_{ref(b)} < \dots < V_{ref(h)} < V_{ref(i)}$ . In Figs. 1 and 3 it is supposed that the amplification in the folding circuits is linear and that the ranges around the reference voltages are exactly in succession to each other. However, in practice the amplification is not linear, while there will be some overlap in the successive ranges. Therefore, the parallel folding circuits P1, P2 and P3 are successively active in the sense that, when input signal  $V_{in}$  increases and comes in the range around  $V_{ref(a)}$  circuit P1 will be active, when, thereafter,  $V_{in}$  comes in the range around  $V_{ref(b)}$ , circuits P2 will be active, when  $V_{in}$  comes in the range around  $V_{ref(c)}$ , circuit P3 will be active, when  $V_{in}$  comes in the range around  $V_{ref(d)}$ , circuit P1 will be active again, and so on.

When a suchlike cascade configuration is composed of three cross coupled folding circuits D1, D2 and D3 together with a fourth cross coupled folding circuit D4, as illustrated in Fig. 7 problems will arise.

When an increasing input signal  $V_{in}$  comes in the range around reference voltage  $V_{ref(c)}$ , in folding circuit D1 a current routing via  $T_{dn}, T_{ap}$  and  $R_n$  is provided, so that at the end of the range  $K_n$  will be "low" and  $K_p$  will be "high", while as a consequence of a current routing in folding circuit D2 via  $T_{en}, T_{bp}$  and  $R_n, L_n$  will be "low" and  $L_p$  will be "high", and of a current routing in folding circuit D3 via  $T_{fn}, T_{cp}$  and  $R_n, M_n$  will be "low" and  $M_p$  will be "high". In that case, in folding circuit D4 a current routing via  $T_{lp}, T_{mp}$  and  $R_n$  will be provided and  $X_n$  will be "low" and  $X_p$  will be "high". When thereafter the input signal comes in the range around reference voltage  $V_{ref(d)}$ , in folding circuit D1 a current routing via  $T_{dp}, T_{gn}$  and  $R_p$  will be provided, so that at the end of the range  $K_n$  will be "high" and  $K_p$  will be "low"; the current routing in folding circuits D2 and D3 remains unaltered. Nevertheless in folding circuit D4 a current routing via  $T_{lp}, T_{mp}$  and  $R_n$  will be maintained; the change of  $K_n$  and  $K_p$  has no effect on the current routing in folding circuit D4. In the range around  $V_{ref(d)}$  the output voltages on  $X_n$  and  $X_p$  remain unaltered. The same situation occurs in the range around  $V_{ref(f)}$ . The output voltage  $X_p$  as a function of the input signal  $V_{in}$  is indicated in Fig. 8. The concatenation of cross coupled folding circuits D1-D4 results in a folding with factor of 6, while in the ranges around  $V_{ref(d)}$  and  $V_{ref(f)}$  no folding is obtained.

PHNL030928

PCT/IB2004/051289

- When the concatenation of folding circuits D1-D4 is applied in an analog-to-digital converter, specific measures have to be taken to realize a conversion for voltages in the ranges around Vref(d) and Vref(f). According to the invention this can be realized by measures that provide a folding also in said ranges around Vref(d) and Vref(f). In a first 5 embodiment this is realized by changing the outputs Kp, Kn for the corresponding outputs Mp, Mn in the ranges around Vref(d), Vref(e) and Vref(f) as indicated schematically in Fig. 9, while in a second embodiment this is realized by changing the outputs Lp and Ln relatively to each other in the ranges around Vref(d), Vref(e), Vref(f) as indicated schematically in Fig. 10. In these embodiments a folding with a factor of 9 is obtained.
- 10 Although such a folding factor can also be realized by a concatenation of four parallel folding circuits as indicated in Fig. 5, the disadvantages of parallel folding circuits are avoided.

Fig. 11 shows a concatenation of four cross-coupled folding circuits in more detail. This embodiment is constituted by three sections: section I, comprising a reference voltage circuit, formed by a resistive array, to provide for a series of reference voltages 15 Vref(a), Vref(b), ..., ref(i), and an amplifier circuit to derive from the input signal Vin and said reference voltages the base input signals Ap, An; Bp, Bn; ...; Ip, In for the transistors in section II ; section II, comprising three cross coupled folding circuits D1-D3; and section III, comprising cross coupled folding circuit D4 and circuits for changing the outputs Lp and Ln relative to each other in the ranges around Vref(d), Vref(e) and Vref(f) according to the 20 second embodiment of Fig. 10.

In the ranges around Vref(d), Vref(e) and Vref(f), Ln must be replaced by an inverted signal Ls, and Lp by an inverted signal Lr. In the other ranges Ln = Lr and Lp = Ls. Therefore, in section III a circuit DS1 is provided constituted by transistors T1, T2, T3 and T4. These transistors are controlled in such a way that during said ranges Vref(d), Vref(e) 25 and Vref(f) T1 and T2 are blocked and T3 and T4 are conducting, while in the other ranges T1 and T2 are conducting and T3 and T4 are blocked. The control signals for these switches are derived in circuit DS2 by resistive interpolation between the voltages on the outputs Kp, Mn and Kn, Mp. So, the voltages R1 and R2 are obtained by interpolation between the 30 voltages on Kp and Mn, and on Kn and Mp respectively. For example R1 can be chosen midway between Kp and Mn and R2 midway between Kn and Mp. The exact value of the interpolated signals is not important as only the positions of the crossings of R1 and R2 are relevant. From R1 and R2 difference values R1 - R2 and R2 - R1 are obtained by means of amplifiers DA1 and DA2 respectively. In the ranges around Vref(d), Vref(e) and Vref(f) R2 > R1, so that Ln and Lp are replaced by their inverted values, while in the other ranges

PHNL030928

PCT/IB2004/051289

R1 > R2 and Ln and Lp are applied to bases of the respective transistors in D4.

Fig. 12 shows Kp, Mn, R1 and R2 as a function of Vin. From these functions it will be clear that only in the range around Vref(d), Vref(e) and Vref(f) R2 > R1 and that in the other ranges R2 ≤ R1.

- 5 Fig. 13 shows in more detail a seven times cross-coupled folding circuit. When Vin = 0, a current routing via Tdn, Tbn, Tan and Rp is provided, so that the output on Zp is “low” and on Zn is “high”. When Vin increases and comes in the range around Vref(a), an increasing current through Tap and a decreasing current through Tan is obtained till Tan is blocked and a current routing via Tdn, Tbn, Tap and Rn provides for a voltage “high” on Zp  
10 and a voltage “low” on Zn. When Vin further increases and comes in the range around Vref(b), an increasing current through Tbp and a decreasing current through Tbn is obtained till Tbn is blocked and a current routing via Tdn, Tbp, Tcn and Rp provides said “low” voltage on Zp and said “high” voltage on Zn. When Vin further increases and comes in the range around Vref(c), an increasing current through Tcp and a decreasing current through  
15 Tcn is obtained till Tcn is blocked and a current routing via Tdn, Tbp, Tcp and Rn provides said “high” voltage on Zp and said “low” voltage on Zn. When Vin further increases and comes in the range around Vref(d), an increasing current through Tdp and a decreasing current through Tdn is obtained till Tdn is blocked and a current routing via Tdp, Tfn, Ten and Rp provides said “low” voltage on Zp and said “high” voltage on Zn. When Vin further  
20 increases and comes in the range around Vref(e), an increasing current through Tep and a decreasing current through Ten is obtained till Ten is blocked and a current routing via Tdp, Tfn, Tep and Rn provides said “high” voltage on Zp and said “low” voltage on Zn. When Vin further increases and comes in the range around Vref(f), an increasing current through Tfp and a decreasing current through Tfn is obtained till Tfn is blocked and a current routing via  
25 Tdp, Tfp, Tgn and Rp provides said “low” voltage on Zp and said “high” voltage on Zn. When Vin further increases and comes in the range around Vref(g), an increasing current through Tgp and a decreasing current through Tgn is obtained till Tgn is blocked and a current routing via Tdp, Tfp, Tgp and Rn provides said “high” voltage on Zp and said “low” voltage on Zn. When Vin further increases and comes in the range around Vref(h), an  
30 increasing current through Tgp and a decreasing current through Tgn is obtained till Tgn is blocked and a current routing via Tdp, Tfp, Tgp and Rn provides said “high” voltage on Zp and said “low” voltage on Zn. In this case a 7-times folding is obtained without applying the measures according to the invention.

PHNL030928

PCT/IB2004/051289

This seven times cross-coupled folding circuit can be extended to a three times seven cross coupled folding circuit by combining this circuit with seven three times cross-coupled folding circuits, as shown in Fig. 3 and in section II of Fig. 11, and by applying the measures according to the invention. Such a configuration is shown in Fig. 14. In this 5 embodiment the configuration of Fig. 13 forms an alternative embodiment of section III in Fig. 11, while section II in that case comprises 7 three times cross-coupled folding circuits.

In order to describe the latter embodiment with reference to Fig. 13 and to show that the circuit of Fig. 13 forms section III in the embodiment of Fig. 11, the outputs of the 7 three times folding circuits S1, S2, ..., S7 are represented by Ap, An; Bp, Bn; ..., Gp, 10 Gn, as indicated in Fig. 14. As each three times folding circuit covers three input signal ranges, e.g. ranges 1, 7, 14; 2, 8, 15; 3, 9, 16, etc. (numbered in the same way as in Figs. 7 and 11), the values of Ap, Bp, ..., Gp are successive and as indicated in the next table. In said 15 table a rising voltage in a respective range is indicated by R, a falling voltage in a respective range by F, while a constantly high voltage level in a respective range is indicated by H and a constantly low voltage level in a respective range by L. The outputs of the three times folding circuits S1, S2, ..., S7 are supplied to a circuit W. This circuit W is identical to the circuit in Fig. 13; the outputs thereof are Zp and Zn.

PHNL030928

PCT/IB2004/051289

	Ap	Bp	Cp	Dp	Ep	Fp	Gp	Zp*	Zp
Below range around Vref(1)	L	L	L	L	L	L	L	L	L
Range around Vref(1)	R	L	L	L	L	L	L	R	R
Range around Vref(2)	H	R	L	L	L	L	L	F	F
Range around Vref(3)	H	H	R	L	L	L	L	R	R
Range around Vref(4)	H	H	H	R	L	L	L	F	F
Range around Vref(5)	H	H	H	H	R	L	L	R	R
Range around Vref(6)	H	H	H	H	H	R	L	F	F
Range around Vref(7)	H	H	H	H	H	H	R	R	R
Range around Vref(8)	F	H(L)	H	H(L)	H	H	H	H	F
Range around Vref(9)	L	F(R)	H	H(L)	H	H	H	H	R
Range around Vref(10)	L	L	L	H(L)	H	H	H	H	F
Range around Vref(11)	L	L	L	F(R)	H	H	H	F	R
Range around Vref(12)	L	L	L	L(H)	L	H(L)	H	L	F
Range around Vref(13)	L	L	L	L(H)	L	F(R)	H	L	R
Range around Vref(14)	L	L	L	L(H)	L	L	F	L	F
Range around Vref(15)	R	L	L	L	L	L	L	R	R
Range around Vref(16)	H	R	L	L	L	L	L	F	F
Range around Vref(17)	H	H	R	L	L	L	L	R	R
Range around Vref(18)	H	H	H	R	L	L	L	F	F
Range around Vref(19)	H	H	H	H	R	L	L	R	R
Range around Vref(20)	H	H	H	H	H	R	L	F	F
Range around Vref(21)	H	H	H	H	H	H	R	R	R
Above range around Vref(21)	H	H	H	H	H	H	H	H	H

Without the measures according to the invention the voltage on the p-output, indicated by Zp\*, will be as indicated in the table and as shown in Fig. 15. In six ranges, viz. 5 around the reference voltages Vref(8), Vref(9), Vref(10) and Vref(12), Vref(13) and Vref(14) no folding occurs. The Zp\* output signal can be represented by the succession L-R-F-R-F-R-F-R-H-H-H-F-L-L-R-F-R-F-R-F-R-H.

Complete folding can be obtained by inverting the values of Bp and Bn during the ranges Vref(8) and Vref(9), by inverting the values of Dp and Dn during the ranges

PHNL030928

PCT/IB2004/051289

Vref(8), Vref(9), Vref(10), Vref(11), Vref(12), Vref(13) and Vref(14) and by inverting the values of Fp and Fn during the ranges Vref(12) and Vref(13). The Zp output signal can be represented by the succession L-R-F-R-F-R-F-R-F-R-F-R-F-R-F-R-H, i.e. a correct series of successively rising and falling voltages. By such a processing complete folding by a folding factor of 21 is obtained. In the table the inverted voltage levels are indicated between brackets. The described measures to obtain complete folding represent the most compact solution. However, other methods, in analogy with the examples indicated in Figs. 9 and 10, are still possible.

The inverting operation is performed by means of circuits Q1, Q2 and Q3; these circuits have the same structure as the respective circuit DS1 in section III of Fig. 11. Each of them comprises four transistors controlled by signals B1, B2; D1, D2; and F1, F2 derived from voltages obtained by resistive interpolation between Bp and Cn, and Bn and Cp; between Gp and An, and Gn and Ap; and between Ep and Fn, and En and Fp, respectively.

In the ranges around Vref(8) and Vref(9) B2 > B1, while in the other ranges B1 > B2. When B1 > B2, the bases of the transistors Tbn and Tbp are controlled by the signals Bn and Bp respectively, while, when B2 > B1 these transistors are controlled by Bp and Bn respectively. In the ranges around Vref(8), Vref(9), Vref(10), Vref(11), Vref(12), Vref(13) and Vref(14) D2 > D1, while in the other ranges D1 > D2. In the ranges around Vref(12) and Vref(13) F2 > F1, while in the other ranges F1 > F2. The same inversion of the control signals for the respective transistors Tdn and Tdp, and Tfn and Tfp respectively as described for the transistors Tbn and Tbp is obtained.

Summarizing it can be ascertained that in the embodiment of Fig. 11 three times folding circuits are applied (section II) and in cascade therewith two differential transistor pairs and further in cascade therewith one differential transistor pair (section III), while one inverting circuit is provided, cooperating with the last step in the cascade configuration. In the embodiment of Fig. 14, seven three times folding circuits (section II) are applied and in cascade therewith four, two and one differential transistor pair, respectively (section III), while three inverting circuits are provided cooperating with the last two steps in the cascade configuration.

In general, section II comprises  $2^n - 1$  three times folding circuits, and in section III there are differential transistor pairs in a cascade configuration  $2^{n-1}, 2^{n-2}, \dots, 2^0$  respectively, while inverting circuits are provided, cooperating with the last  $2^{n-2}$  steps in the cascade configuration. In that case  $m = 3(2^n - 1)$  reference voltages are sufficient. In the embodiment of Fig. 11,  $n = 2$ ; in the embodiment of Fig. 13,  $n = 3$ . When, for example  $n=4$ ,

PHNL030928

PCT/IB2004/051289

12

in section II there will be 15 three times folding circuits, and in section III a cascade configuration of 8, 4, 2 and 1 differential transistor pairs; in the last 3 steps inverting circuits are necessary to obtain complete folding.

The embodiments described herein are intended to be taken in an illustrative and not limiting sense. Various modifications may be made to these embodiments by persons skilled in the art without departing from the scope of the present invention as defined in the appended claims. The number of three times cross coupled folding circuits can be different from 3 or 7 as in the embodiments described. Also the number and the structure of the cross coupled folding circuits can be different from those in section III of Fig. 11 and in block W in Fig. 14, i.e. the circuit in Fig. 13. Also the sequence in which the three times folding circuits cover three input signal ranges can be different from the described sequence of ranges 1, 7, 14; 2, 8, 15; 3, 9, 16, etc., for example, in a less preferred embodiment, 1, 2, 3; 4, 5, 6; 7, 8, 9, etc. In that case the output signal  $Z_p^*$  without the measures according to the invention will be as indicated in Fig. 16, while the inverting operation to obtain complete folding is more complicated. Of course in the same number of ranges around reference voltages as in Fig. 15 there is no folding.

The folding circuit according to the invention can be applied in analog-to-digital converters, for example in flash converters to reduce the number of comparators therein, or in converters comprising coarse and a fine resolution conversion. Then it may be possible to realize coarse conversion by a flash converter or a successive approximation converter and a fine conversion after folding according to the present invention; this fine conversion can again be realized by flash conversion or successive approximation conversion. Nevertheless, the combination of flash and successive approximation converters will not be applied very often in practice; flash conversion is applied when a high conversion rate is required, whereas successive approximation conversion needs more time because of its feedback structure.